## We Claim:

- 1 A magnetically differential input circuit to couple a single-ended signal source to a single-ended receiving circuit, the input circuit comprising:

  a first terminal to couple to an output of the single-ended signal source;

  a second terminal to couple to a signal return;

  a third terminal to couple to an output of the single-ended signal source;

  a first loop comprising the first terminal and the second terminal; and

  a second loop comprising the second terminal and the third terminal.
- The magnetically differential input circuit defined in Claim 1, wherein the first loop and the second loop circumscribe substantially equal areas and are arranged so that a first interfering signal induced in the first loop by a source of interference is cancelled by a second interfering signal induced in the second loop by the source of interference.
- 3. A magnetically differential input circuit as defined in Claim 2, further comprising:

  an input node to couple to the receiving circuit;

  a common node;

  a first conductor coupling the first terminal to the input node;

  a second conductor coupling the third terminal to the input node; and

  a third conductor coupling the third terminal to the first terminal.
- 4. A magnetically differential input circuit as defined in Claim 3, wherein: the first loop comprises:
- 3 the first terminal;

4	the input node;	
5	the first conductor;	
6	the second terminal; and	
7	a first segment of the third conductor; and wherein:	
8	the second loop comprises:	
9	the second terminal;	
10	the input node;	
11	the second conductor;	
12	the third terminal; and	
13	a second segment of the third conductor.	
1	5. A magnetically differential input circuit as defined in Claim 3, further	
2	comprising:	
3	a terminating impedance coupled between the input node and the second terminal.	
1	6. A magnetically differential input circuit as defined in Claim 5, wherein the	
2	first loop comprises:	
3	the first terminal;	
4	the first conductor;	
5	the input node;	
6	the terminating impedance;	
7	the second terminal; and	
8	a first segment of the third conductor; and wherein:	
9	the second loop comprises:	
10	the second terminal;	
11	the terminating impedance;	

12	the input node;
13	the second conductor;
14	the second terminal; and

a second segment of the third conductor.

- 7. A magnetically differential input circuit as defined in Claim 1, wherein the terminals are substantially collinearly juxtaposed and the second terminals is disposed intermediate between, and substantially equidistant from, the first terminal and the third terminal
- 1 8. The magnetically differential input circuit defined in Claim 7, wherein the 2 first loop and the second loop circumscribe substantially equal areas and are arranged so 3 that a first interfering signal induced in the first loop by a source of interference is 4 cancelled by a second interfering signal induced in the second loop by the source of 5 interference.
- 9. A magnetically differential input circuit as defined in Claim 8, further comprising:
- a terminating impedance coupled between an input node and the second terminal.

1	10.	A magnetically differential input circuit to couple a source of differential
2	signals to a d	ifferential receiving circuit, the input circuit comprising:
3	a first	terminal to couple to a first output of the source of differential signals;
4	a sec	ond terminal to couple to a second output of the source of differential
5		signals;
6	a third	d terminal to couple to the first output of the source of differential signals;
7	an inp	out node;
8	a retu	rn node;
9	a first	conductor coupled to the first terminal and the input node;
10	a seco	and conductor coupled to the first terminal and the input node, wherein the
11		terminals, circuit nodes and conductors are arranged to form a first loop
12		and a second loop that effect cancellation of an induced interfering voltage
13		at the receiving circuit.
1	11.	A magnetically differential input circuit as defined in Claim 10, the first
2	loop circums	cribes a first area that is substantially equal to a second area circumscribed
3	by the second	l loop.
1	12.	A magnetically differential input circuit as defined in Claim 11, wherein
2	the first loop	comprises:
3	the fir	rst terminal;
4	the fir	st conductor;
5	the in	put node;
6	the re	turn node;
7	the se	cond terminal: and

A magnetically differential input circuit as defined in Claim 11, wherein 1 13. 2 the second loop comprises: 3 the second terminal; 4 the return node; 5 the input node; 6 the second conductor; 7 the third terminal; and 8 a second segment of the third conductor. 1 14. A magnetically differential input circuit as defined in Claim 13, wherein the first loop comprises: 2 the first terminal; 3 4 the first conductor; 5 the input node; 6 the return node; 7 the second terminal; and 8 a first segment of the third conductor. 15. 1 A magnetically differential input circuit as defined in Claim 10, wherein 2 the first loop comprises: 3 the first terminal; 4 the first conductor; the input node; 5 6 the return node;

a first segment of the third conductor.

7	the second terminal; and	
8	a first segment of the third conductor.	
1	16. A magnetically differential input circuit as defined in Claim 15, wherein	
2	the second loop comprises:	
3	the second terminal;	
4	the return node;	
5	the input node;	
6	the second conductor;	
7	the third terminal; and	
8	a second segment of the third conductor.	
1	17. A magnetically differential input circuit as defined in Claim 16, wherein	
2	the first loop comprises:	
3	the first terminal;	
4	the first conductor;	
5	the input node;	
6	the return node;	
7	the second terminal; and	
8	a first segment of the third conductor.	
1	18. A magnetically differential input circuit as defined in Claim 11, further	
2	comprising:	
3	a first terminating resistance coupled between the input node and the return node	
4	and	

5	a second terminating resistance coupled between the return node and the second	
6	terminal.	
1	19. A magnetically differential input circuit as defined in Claim 18, where:	
2	the first loop comprises the first terminating resistance and the second terminating	
3	resistance; and	
4	second loop comprise the first terminator resistance and the second.	
1	20. A magnetically differential input circuit as defined in Claim 19, wherein	
2	the first loop comprises:	
3	the first terminal;	
4	the first conductor;	
5	the input node;	
6	the return node;	
7	the second terminal; and	
8	a first segment of the third conductor.	
1	21. A magnetically differential input circuit as defined in Claim 19, wherein	
2	the second loop comprises:	
3	the second terminal;	
4	the return node;	
5	the input node;	
6	the second conductor;	
7	the third terminal; and	
8	a second segment of the third conductor.	

1 22. A magnetically differential input circuit as defined in Claim 21, wherein 2 the first loop comprises: the first terminal; 3 4 the first conductor; 5 the input node; 6 the return node; 7 the second terminal; and 8 a first segment of the third conductor.

1	23.	A magnetically and electrically differential input circuit to couple to a
2	differential si	gnal source, the input circuit comprising:
3	a first	input node to couple to a first polarity signal from the signal source;
4	a seco	and input node to couple to a second polarity signal from the signal source;
5	a first	terminal coupled to the first input node;
6	a seco	and terminal coupled to the second input node;
7	a thire	terminal coupled to the first input node; and
8	a four	th terminal coupled to the second input node, wherein the first terminal and
9		the fourth terminal are included in a first loop and wherein the second
10		terminal and the third terminal are included in a second loop that opposes
11		to the first loop.
1	24.	An input circuit as defined in Claim 23, further comprising:
2	coupli	ing means in proximity to the first, second, third and fourth terminals for
3		balancing coupling to the first, second, third and fourth terminals.
1	25.	An input circuit as defined in Claim 24, wherein the coupling means
2	comprises a f	ifth terminal and a conductor disposed between the second terminal and the
3	fourth termin	al.
	•	
1	26.	An input circuit as defined in Claim 25, wherein the fifth terminal is
2	coupled to G	ND.

1	27.	An input circuit as defined in Claim 25, wherein the coupling means
2	comprises a si	xth terminal and a conductor disposed in proximity to the first terminal.
1	28.	An input circuit as defined in Claim 27, wherein the sixth terminal is
2	coupled to GN	ND.
1	29.	An input circuit as defined in Claim 28, wherein the coupling means
2	comprises a se	eventh terminal and a conductor disposed in proximity to the third terminal.
1	30.	An input circuit as defined in Claim 29, wherein the seventh terminal is
2	coupled to GN	ND.
1	31.	An input circuit as defined in Claim 24, further comprising:
2	first te	rminating impedance coupled between the first terminal and the fourth
3	terminal; and	
4	second	terminating impedance coupled between the second terminal and the third
5	terminal.	
1	32.	An input circuit as defined in Claim 31, further comprising a conductor
2	coupled between	een the first terminal and the third terminal.
1	33.	An input circuit as defined in Claim 32, wherein the first terminating
2	impedance con	mprises:

a first resistance coupled between the first terminal and GND; and

a second resistance coupled between GND and the fourth terminal.

3

- 1 34. An input circuit as defined in Claim 33, wherein the second terminating
- 2 impedance comprises:
- a third resistance coupled between the second terminal and GND; and
- a fourth resistance coupled between GND and the third terminal

1	35.	An integrated receiver comprising:
2	an amj	plifier; and
3	a mag	netically differential input circuit coupled to an amplifier input, the input
4		circuit to couple the amplifier to a source of signals and comprising:
5	a first	loop traversing the amplifier input; and
6	a secon	nd loop traversing the amplifier input in a manner that opposes the first
7		loop.
1	36.	The integrated receiver defined in Claim 35, wherein the second loop
2	opposes the fi	rst loop in a manner that causes cancellation of an interfering signal.
1	37.	The integrated receiver defined in Claim 35, wherein the input circuit
2	comprises:	
3	a first	terminal to couple to an output of a single-ended signal source;
4	a seco	nd terminal to couple to a signal return;
5	a third	terminal to couple to the output of the single-ended signal source, wherein
6	the first loop i	ncludes the first terminal and the second terminal and the second loop
7	includes the se	econd terminal and the third terminal.
1	38.	The integrated receiver defined in Claim 37, wherein the first loop and the
2	second loop c	ircumscribe substantially equal areas and are arranged so that a first
3	interfering sig	mal induced in the first loop by a source of interference is cancelled by a
4	second interfe	ring signal induced in the second loop by the source of interference.

1	39. The integrated receiver defined in Claim 35, wherein the input circuit
2	comprises:
3	a first terminal to couple to a first output of a source of differential signals;
4	a second terminal to couple to a second output of the source of differential
5	signals;
6	a third terminal to couple to the first output of the source of differential signals;
7	an input node;
8	a return node;
9	a first conductor coupled to the first terminal and to the input node; and
10	a second conductor coupled to the first terminal and to the input node, wherein the
11	terminals, circuit nodes and conductors are arranged to form a first loop
12	and a second loop that effect cancellation of an induced interfering voltage
13	at the amplifier input.
1	40. A The integrated receiver defined in Claim 39, wherein the first loop
2	circumscribes a first area that is substantially equal to a second area circumscribed by the
3	second loop.
1	41. A magnetically differential input circuit as defined in Claim 40, wherein
2	the first loop comprises:
3	the first terminal;
4	the first conductor;
5	the input node;
6	the return node;
7	the second terminal; and
8	a first segment of the third conductor.

1	42. The integrated receiver defined in Claim 40, wherein the second loop
2	comprises:
3	the second terminal;
4	the return node;
5	the input node;
6	the second conductor;
7	the third terminal; and
8	a second segment of the third conductor.
1	43. The integrated receiver defined in Claim 35, further comprising coupling
2	means for causing the input circuit to effect electrically differential operation.
1	44. The integrated receiver defined in Claim 43, wherein the input circuit
2	comprises:
3	a first input node to couple to a first polarity signal from the source of signals;
4	a second input node to couple to a second polarity signal from the source of
5	signals;
6	a first terminal coupled to the first input node;
7	a second terminal coupled to the second input node;
8	a third terminal coupled to the first input node; and
9	a fourth terminal coupled to the second input node, wherein the first terminal and
10	the fourth terminal are included in the first loop and wherein the second
11	terminal and the third terminal are included in the second loop.

- 1 45. The integrated receiver defined in Claim 44, wherein the coupling means
- 2 is disposed in proximity to the first, second, third and fourth terminals to balance
- 3 coupling to the first, second, third and fourth terminals.
- 1 46. The integrated receiver defined in Claim 45, wherein the coupling means
- 2 comprises a fifth terminal and a conductor disposed between the second terminal and the
- 3 fourth terminal.
- 1 47. The integrated receiver defined in Claim 46, wherein the coupling means
- 2 comprises a sixth terminal and a conductor disposed in proximity to the first terminal.
- 1 48. The integrated receiver defined in Claim 47, wherein the coupling means
- 2 comprises a seventh terminal and a conductor disposed in proximity to the third terminal.